AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application. Please cancel claim 4 without prejudice, amend claims 1 and 2, and add new claim 6 as follows:

LISTING OF CLAIMS:

1. (Currently Amended) A delay time estimation method for estimating a delay time in a logic circuit that includes a MOS transistor while employing a delay library including function information for specifying polygonal lines that provide a model of an Ids-Vds characteristic at a given potential and also including function information related to a slew rate specifying a fixed delay, said method[[,]] comprising the steps of:

modeling the MOS transistor by a resistive element having fixed resistance and a power source voltage that varies with time; and

segmenting an operating characteristic of the MOS transistor thus modeled into a fist first region in which a current increases as a gate potential varies, a second region corresponding to a saturation region of the MOS transistor in which region the current gradually decreases as the gate potential remains constant, and a third region corresponding to a linearity region of the MOS transistor in which region the current decreases as the gate potential remains constant.

2. (Currently Amended) The delay time estimation method according to claim 1, wherein said logic circuit is constructed by a plurality of cells each including a MOS transistor, wherein the delay estimation is executed to the cell at the last

stage of said logic circuit adapted for a circuit in which a plurality of logic circuits that includes MOS transistors, comprising the steps of:

segmenting an operating characteristic of last stage MOS transistor
constituting a logic circuit of a last stage into a first region in which a current
increases as a gate potential varies, a second region corresponding to a saturation
region of the last stage MOS transistor in which region the current gradually
decreases as a gate potential remains constant and a third region corresponding to a
linearity region of the last-stage MOS transistor in which region the current
decreases as the gate potential remains constant.

(Original) The delay time estimation method according to claim 1,
 wherein

$$E=Rs\times i(t)+v(t)$$

holds for $t=\Delta t_1$ and $t=\Delta t_1+\Delta t_2$, where E denotes the power source voltage, Rs denotes resistance of a model of the power source, i(t) denotes a charge current of a load model, v(t) denotes a charge voltage of the load model, and wherein

 V_1 , Δt_1 and Δt_2 are determined based on a fact that values of E-v(t) and i(t) reside on an Ids-Vds characteristic curve at a given gate potential, where Ids denotes a drain-source current and Vds denotes a drain-source voltage, and where

 V_1 denotes a voltage at a boundary between the first region and the second region, Δt_1 denotes a time required to arrive at the boundary, and Δt_2 denotes time required to reach the power source voltage via the second region.

- 4. (Canceled)
- 5. (Original) A recording medium storing a computer program that allows a computer to perform the delay time computation method according to claim 1.
- 6. (New) The delay time estimation method according to claim 2, further comprising the step of determining an input slew rate of a waveform input in said cell at the last stage and an internal delay of said logic circuit based on an input slew rate of a waveform input in said logic circuit and a delay parameter extracted for said logic circuit.